

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Wave Tools Layout Bookmarks Window Help

ColumnLayout Default

Search:

Objects

Name	Value	Unit	Dir
A	0000...	Net	In
B	0000...	Net	In
Sel	0100	Net	In
Resultado	0000...	Net	Out
w_suma	0000...	Net	Internal
w_resta	0000...	Net	Internal
w_or	0000...	Net	Internal
w_and	0000...	Net	Internal
w_slt	0000...	Net	Internal

Wave - Default

Msgs	Value	Unit	Dir
/ALUMIPS/A	20		
/ALUMIPS/B	5		
/ALUMIPS/Sel	4		
/ALUMIPS/Resultado	0		
/ALUMIPS/w_suma	25		
/ALUMIPS/w_resta	15		
/ALUMIPS/w_or	25		
/ALUMIPS/w_and	4		
/ALUMIPS/w_slt	0		

Now 700000 ps

Cursor 1 699945 ps

C:/Users/usuario/Desktop/ALUMIPS.v (/ALUMIPS) - Default

```
Ln# 1 module ALUMIPS ( input [31:0] A, input [31:0] B, input [3:0] Sel, output [31:0] Resultado );
2   wire [32:0] w_suma;
3   wire [32:0] w_resta;
4   wire [32:0] w_or;
5   wire [32:0] w_and;
6   wire [32:0] w_slt;
7   sum_com32b mod_suma ( .S01(A), .S02(B), .AC(1'b0), .R5(w_suma));
8
9   R32comp mod_resta ( .R01(A), .R02(B), .RR(w_resta));
10
11   OR32comp mod_or ( .O01(A), .O02(B), .R0(w_or) );
12
13   AND32comp mod_and ( .A01(A), .A02(B), .AR(w_and) );
14
15   STL32 mod_slt ( .S1to1(A), .S1to2(B), .Rslt(w_slt));
16
17   mux5a1 mi_mux (
18     .SUMA(w_suma[31:0]),
19     .RESTA(w_resta[31:0]),
20     .OR(w_or[31:0]),
21     .AND(w_and[31:0]),
22     .SLT(w_slt[31:0]),
23     .Sel,
24     .Resultado
25   );
```

Transcript

VSIM 39>

419004 ns In 878941 ns Project: FA Now: 700 ns Delta: 0 (/ALUMIPS/w_slt)

Buscar

10:40 a. m. 18/02/2026